Ora
Category: SystemVerilog Constructs
What is the difference between module and class in SystemVerilog?
